| |
Apr 23, 2024
|
|
|
|
|
ECNG 416/4106 - Advanced ASIC Design (3 cr.)
Prerequisites
Description
This course covers advanced topics related to netlist synthesis, place & route, timing verification, clock tree insertion, power grid distribution, floorplanning of cell-based ASIC design. Other advanced verification techniques topics related to the design automation flow will be covered. Students will design a standard cell library using Verilog for their project.
When Offered
Offered occasionally.
Add to Portfolio (opens a new window)
|
|
